

Data Sheet January 2001 FN3105.2

# 8-Bit, 10-Bit Multiplying D/A Converters


The AD7523 and AD7533 are monolithic, low cost, high performance, 8-bit and 10-bit accurate, multiplying digital-to-analog converter (DAC), in a 16 pin DIP.

Intersil's thin film resistors on CMOS circuitry provide 10-bit resolution (8-bit accuracy), with TTL/CMOS compatible operation.

The AD7523 and AD7533's accurate four quadrant multiplication, full input protection from damage due to static discharge by clamps to V+ and GND, and very low power dissipation make them very versatile converters.

Low noise audio gain controls, motor speed controls, digitally controlled gain and digital attenuators are a few of the wide range of applications of the AD7523 and AD7533.

# Functional Block Diagram



NOTE: Switches shown for digital inputs "High"


## **Features**

- 8-Bit Linearity
- · Low Gain and Linearity Temperature Coefficients
- Full Temperature Range Operation
- Static Discharge Input Protection
- TTL/CMOS Compatible
- Supply Range....+5V to +15V
- Fast Settling Time at 25°C..... 150ns (Max)

AD7523, AD7533

- · Four Quadrant Multiplication
- · AD7533 Direct AD7520 Equivalent

## **Pinout**



NOTE: NC for AD7523 only.

# Ordering Information

| PART NUMBER | NUMBER<br>OF BITS | LINEARITY (INL, DNL) | TEMP. RANGE (°C) | PACKAGE    | PKG. NO. |
|-------------|-------------------|----------------------|------------------|------------|----------|
| AD7523JN    | 8                 | 0.2% (8-Bit)         | 0 to 70          | 16 Ld PDIP | E16.3    |
| AD7533JN    | 10                | 0.2% (8-Bit)         | 0 to 70          | 16 Ld PDIP | E16.3    |

# AD7523, AD7533

# **Absolute Maximum Ratings**

# Supply Voltage (V+ to GND) +17V VREF ±25V Digital Input Voltage Range V+ to GND Output Voltage Compliance -100mV to V+

## **Operating Conditions**

| Temperature Range | 0 <sup>o</sup> C to | 70°C |
|-------------------|---------------------|------|
|-------------------|---------------------|------|

## **Thermal Information**

| Thermal Resistance (Typical, Note 1)           | $\theta_{JA}$ ( $^{o}C/W$ ) |
|--|-----------------------------|
| PDIP Package                                   | 90                          |
| Maximum Junction Temperature (Plastic Package) | 150 <sup>0</sup> C          |
| Maximum Storage Temperature                    |                             |
| Maximum Lead Temperature (Soldering 10s)       | 300 <sup>0</sup> C          |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. θ<sub>JA</sub> is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

# **Electrical Specifications** V+ = +15V, $V_{REF} = +10V$ , $V_{OUT1} = V_{OUT2} = 0V$ , Unless Otherwise Specified

|  |   |                | AD7   | 7523              |       | AD7533              |        |                        |        |                               |  |
|--|---|----------------|-------|-------------------|-------|---------------------|--------|------------------------|--------|-------------------------------|--|
|  |   | T <sub>A</sub> | 25°C  | T <sub>A</sub> MI | N-MAX | T <sub>A</sub> 25°C |        | T <sub>A</sub> MIN-MAX |        |                               |  |
| PARAMETER                              | TEST CONDITIONS   | MIN            | MAX   | MIN               | MAX   | MIN                 | MAX    | MIN                    | MAX    | UNITS                         |  |
| SYSTEM PERFORMANCE                     |   |                | 1     |                   | •     | ı                   |        |                        | 1      |                               |  |
| Resolution                             |   | 8              | -     | 8                 | -     | 10                  | -      | 10                     | -      | Bits                          |  |
| Nonlinearity                           | $V_{VOUT1} = V_{REF} \le +10V,$<br>$V_{OUT1} = V_{OUT2} = 0V$<br>(Notes 2, 3, 6)                |                | ±0.2  | -                 | ±0.2  | -                   | ±0.2   | -                      | ±0.2   | % of<br>FSR                   |  |
| Monotonicity                           |   |                | Guara | nteed             |       |                     | Guara  | inteed                 | •      |                               |  |
| Gain Error                             | All Digital Inputs High (Note 3)  | -              | ±1.5  | -                 | ±1.8  | -                   | ±1.4   | -                      | ±1.8   | % of<br>FSR                   |  |
| Nonlinearity Tempco                    | -10V ≤ V <sub>REF</sub> ≤ + 10V<br>(Notes 3, 4)   | -              | ±2    | -                 | ±2    | -                   | ±2     | -                      | ±2     | ppm of<br>FSR/ <sup>0</sup> C |  |
| Gain Error Tempco                      |   | -              | ±10   | -                 | ±10   | -                   | ±10    | -                      | ±10    | ppm of<br>FSR/ <sup>0</sup> C |  |
| Output Leakage Current (Either Output) | V <sub>OUT1</sub> = V <sub>OUT2</sub> = 0   | -              | ±50   | -                 | ±200  | -                   | ±50    | -                      | ±200   | nA                            |  |
| DYNAMIC CHARACTERISTICS                |   |                |       |                   |       |                     |        |                        |        |                               |  |
| Power Supply Rejection                 | V+ = 14.0V to 15.0V (Note 3)  | -              | ±0.02 | -                 | ±0.03 | -                   | ±0.005 | -                      | ±0.008 | % of<br>FSR/%<br>of ΔV+       |  |
| Output Current Settling Time           | To 0.2% of FSR,<br>R <sub>L</sub> = $100\Omega$ (Note 4)  | -              | 150   | -                 | 200   | -                   | 600    | -                      | 800    | ns                            |  |
| Feedthrough Error                      | V <sub>REF</sub> = 20V <sub>P-P</sub> , 200kHz<br>Sine Wave, All Digital<br>Inputs Low (Note 4) | -              | ±1/2  | -                 | ±1    | -                   | ±0.05  | -                      | ±0.1   | LSB                           |  |
| REFERENCE INPUTS                       |   |                |       | ı                 |       |                     |        |                        |        |                               |  |
| Input Resistance (Pin 15)              | All Digital Inputs High I <sub>OUT1</sub>   | 5              | -     | 5                 | -     | 5                   | -      | 5                      | -      | kΩ                            |  |
|  | at Ground (Note 4)  | -              | 20    | -                 | 20    | -                   | 20     | -                      | 20     | kΩ                            |  |
| Temperature Coefficient                |   | -              | -500  | -                 | -500  | -                   | -300   | -                      | -300   | ppm/ <sup>o</sup> C           |  |

**Electrical Specifications** V+ = +15V,  $V_{REF} = +10V$ ,  $V_{OUT1} = V_{OUT2} = 0V$ , Unless Otherwise Specified (Continued)

|                                       |                                       |   | AD7523               |     |                        | AD7533               |                     |       |                        |     |       |
|---------------------------------------|---------------------------------------|---|----------------------|-----|------------------------|----------------------|---------------------|-------|------------------------|-----|-------|
|                                       |                                       |   | T <sub>A</sub> 25°C  |     | T <sub>A</sub> MIN-MAX |                      | T <sub>A</sub> 25°C |       | T <sub>A</sub> MIN-MAX |     |       |
| PARAMETER                             |                                       | TEST CONDITIONS   | MIN                  | MAX | MIN                    | MAX                  | MIN                 | MAX   | MIN                    | MAX | UNITS |
| ANALOG OUTPUT                         |                                       |   |                      |     |                        |                      |                     |       |                        |     |       |
| Output Capacitance                    | C <sub>OUT1</sub>                     | All Digital Inputs High (Note 4)                          | -                    | 100 | -                      | 100                  | -                   | 100   | -                      | 100 | pF    |
|                                       | C <sub>OUT2</sub>                     |   | -                    | 30  | -                      | 30                   | -                   | 35    | -                      | 35  | pF    |
|                                       | C <sub>OUT1</sub>                     | All Digital Inputs Low (Note 4)                           | -                    | 30  | -                      | 30                   | -                   | 35    | -                      | 35  | pF    |
|                                       | C <sub>OUT2</sub>                     |   | -                    | 100 | -                      | 100                  | -                   | 100   | -                      | 100 | pF    |
| DIGITAL INPUTS                        |                                       |   |                      |     |                        |                      |                     |       |                        |     |       |
| Low State Threshold, V <sub>IL</sub>  |                                       |   | -                    | 0.8 | -                      | 0.8                  | -                   | 0.8   | -                      | 0.8 | V     |
| High State Threshold, V <sub>II</sub> | ł                                     |   | 2,4                  | -   | 2,4                    | -                    | 2.4                 | -     | 2.4                    | -   | V     |
| Input Current (Low or High            | h), I <sub>IL</sub> , I <sub>IH</sub> | V <sub>IN</sub> = 0V or + 15V                             | -                    | ±1  | -                      | ±1                   | -                   | ±1    | -                      | ±1  | μΑ    |
| Input Coding                          |                                       | See Tables 1 through 3                                    | Binary/Offset Binary |     |                        | Binary/Offset Binary |                     |       |                        |     |       |
| Input Capacitance                     |                                       | (Note 4)  | -                    | 4   | -                      | 4                    | -                   | 4     | -                      | 4   | pF    |
| POWER SUPPLY CHAR                     | ACTERIS                               | TICS  |                      |     |                        |                      |                     |       |                        |     |       |
| Power Supply Voltage Range            |                                       | (Note 6)  | +5 to +16            |     |                        |                      |                     | +5 to | o +16                  |     | V     |
| I+                                    |                                       | All Digital Inputs High or Low (Excluding Ladder Network) | -                    | 2   | -                      | 2.5                  | -                   | 2     | -                      | 2.5 | mA    |

#### NOTES:

- 2. Full Scale Range (FSR) is 10V for unipolar and  $\pm 10V$  for bipolar modes.
- 3. Using internal feedback resistor, RFEEDBACK.
- 4. Guaranteed by design or characterization and not production tested.
- 5. Accuracy not guaranteed unless outputs at ground potential.
- 6. Accuracy is tested and guaranteed at V+ = +15V, only.

## Definition of Terms

**Nonlinearity:** Error contributed by deviation of the DAC transfer function from a "best straight line" through the actual plot of transfer function. Normally expressed as a percentage of full scale range or in (sub)multiples of 1 LSB.

**Resolution:** It is addressing the smallest distinct analog output change that a D/A converter can produce. It is commonly expressed as the number of converter bits. A converter with resolution of n bits can resolve output changes of 2<sup>-N</sup> of the full-scale range, e.g., 2<sup>-N</sup> V<sub>REF</sub> for a unipolar conversion. Resolution by no means implies linearity.

**Settling Time:** Time required for the output of a DAC to settle to within specified error band around its final value (e.g., <sup>1</sup>/<sub>2</sub> LSB) for a given digital input change, i.e., all digital inputs LOW to HIGH and HIGH to LOW.

**Gain Error:** The difference between actual and ideal analog output values at full-scale range, i.e., all digital inputs at HIGH state. It is expressed as a percentage of full scale range or in (sub)multiples of 1 LSB.

**Feedthrough Error:** Error caused by capacitive coupling from  $V_{REF}$  to  $I_{OUT1}$  with all digital inputs LOW.

**Output Capacitance:** Capacitance from  $I_{OUT1}$ , and  $I_{OUT2}$  terminals to ground.

**Output Leakage Current:** Current which appears on I<sub>OUT1</sub>, terminal when all digital inputs are LOW or on I<sub>OUT2</sub> terminal when all digital inputs are HIGH.

For further information on the use of this device, see the following Application Notes:

## **Application Notes**

| NOTE# | DESCRIPTION   |  |  |  |  |  |  |  |
|-------|---|--|--|--|--|--|--|--|
| AN002 | "Principles of Data Acquisition and Conversion"             |  |  |  |  |  |  |  |
| AN018 | "Do's and Don'ts of Applying A/D Converters"                |  |  |  |  |  |  |  |
| AN042 | "Interpretation of Data Conversion Accuracy Specifications" |  |  |  |  |  |  |  |

# **Detailed Description**

The AD7523 and AD7533 are monolithic multiplying D/A converters. A highly stable thin film R-2R resistor ladder network and NMOS SPDT switches form the basis of the converter circuit, CMOS level shifters permit low power TTL/CMOS compatible operation. An external voltage or current reference and an operational amplifier are all that is required for most voltage output applications.

A simplified equivalent circuit of the DAC is shown in the Functional Diagram. The NMOS SPDT switches steer the ladder leg currents between  $I_{OUT1}$  and  $I_{OUT2}$  buses which must be held at ground potential. This configuration maintains a constant current in each ladder leg independent of the input code.

Converter errors are further reduced by using separate metal interconnections between the major bits and the outputs. Use of high threshold switches reduce offset (leakage) errors to a negligible level.

The level shifter circuits are comprised of three inverters with positive feedback from the output of the second to the first, see Figure 1. This configuration results in TTL/CMOS compatible operation over the full military temperature range. With the ladder SPDT switches driven by the level shifter, each switch is binarily weighted for an ON resistance proportional to the respective ladder leg current. This assures a constant voltage drop across each switch, creating equipotential terminations for the 2R ladder resistors and high accurate leg currents.





FIGURE 1. CMOS SWITCH

# **Typical Applications**

## Unipolar Binary Operation - AD7523 (8-Bit DAC)

The circuit configuration for operating the AD7523 in unipolar mode is shown in Figure 2. With positive and negative V<sub>REF</sub> values the circuit is capable of 2-Quadrant multiplication. The "Digital Input Code/Analog Output Value" table for unipolar mode is given in Table 1.



### NOTES:

- 7. R1 and R2 used only if gain adjustment is required.
- 8. CR1 protects AD7523 and AD7533 against negative transients.

FIGURE 2. UNIPOLAR BINARY OPERATION

**TABLE 1. UNIPOLAR BINARY CODE - AD7523** 

| DIGITAL INPUT<br>MSB LSB | ANALOG OUTPUT (V <sub>OUT</sub> )                           |
|--------------------------|---|
| 11111111                 | $-V_{REF}(\frac{255}{256})$                                 |
| 10000001                 | $-V_{REF}(\frac{129}{256})$                                 |
| 10000000                 | $-V_{REF}\left(\frac{128}{256}\right) = -\frac{V_{REF}}{2}$ |
| 01111111                 | $-V_{REF}(\frac{127}{256})$                                 |
| 00000001                 | $-V_{REF}\left(\frac{1}{256}\right)$                        |
| 00000000                 | $-V_{REF}\Big(\frac{0}{256}\Big) = 0$                       |

#### NOTES:

9. 
$$1 LSB = (2^{-8})(V_{REF}) = (\frac{1}{256})(V_{REF})$$

## Zero Offset Adjustment

- 1. Connect all digital inputs to GND.
- 2. Adjust the offset zero adjust trimpot of the output operational amplifier for 0V  $\pm 1$ mV (Max) at V<sub>OUT</sub>.

## Gain Adjustment

- 1. Connect all digital inputs to V+.
- 2. Monitor V<sub>OUT</sub> for a -V<sub>REF</sub> (1<sup>1</sup>/<sub>2</sub><sup>8</sup>) reading.
- 3. To increase  $V_{OUT}$ , connect a series resistor, R2, (0 $\Omega$  to 250 $\Omega$ ) in the  $I_{OUT1}$  amplifier feedback loop.
- 4. To decrease  $V_{OUT}$ , connect a series resistor, R1, (0 $\Omega$  to 250 $\Omega$ ) between the reference voltage and the  $V_{REF}$  terminal.

# Unipolar Binary Operation - AD7533 (10-Bit DAC)

The circuit configuration for operating the AD7533 in unipolar mode is shown in Figure 2. With positive and negative V<sub>REF</sub> values the circuit is capable of 2-Quadrant multiplication. The "Digital Input Code/Analog Output Value" table for unipolar mode is given in Table 2.

**TABLE 2. UNIPOLAR BINARY CODE - AD7533** 

| DIGITAL INPUT<br>MSB LSB | (NOTE 10) NOMINAL ANALOG OUTPUT                              |
|--------------------------|--|
| 111111111                | $-V_{REF}(\frac{1023}{1024})$                                |
| 100000001                | $-V_{REF}\left(\frac{513}{1024}\right)$                      |
| 100000000                | $-V_{REF}\left(\frac{512}{1024}\right) = -\frac{V_{REF}}{2}$ |
| 0111111111               | $-V_{REF}\left(\frac{511}{1024}\right)$                      |
| 000000001                | $-V_{REF}\left(\frac{1}{1024}\right)$                        |
| 000000000                | $-V_{REF}\left(\frac{0}{1024}\right) = 0$                    |

#### NOTES:

- 10. VOUT as shown in Figure 2.
- 11. Nominal Full Scale for the circuit of Figure 2 is given by:

$$FS = -V_{REF} \left( \frac{1023}{1024} \right).$$

12. Nominal LSB magnitude for the circuit of Figure 2 is given by:

LSB = 
$$V_{REF} \left( \frac{1}{1024} \right)$$
.

## Zero Offset Adjustment

- 5. Connect all digital inputs to GND.
- 6. Adjust the offset zero adjust trimpot of the output operational amplifier for 0V  $\pm 1$ mV (Max) at V<sub>OUT</sub>.

## Gain Adjustment

- 1. Connect all digital inputs to V+.
- 2. Monitor V<sub>OUT</sub> for a -V<sub>REF</sub> (1 1/2<sup>10</sup>) reading.
- 3. To increase  $V_{OUT}$ , connect a series resistor, R2, (0 $\Omega$  to 250 $\Omega$ ) in the  $I_{OUT1}$  amplifier feedback loop.
- 4. To decrease  $V_{OUT}$ , connect a series resistor, R1, (0 $\Omega$  to 250 $\Omega$ ) between the reference voltage and the  $V_{REF}$  terminal.

## Bipolar (Offset Binary) Operation - AD7523

The circuit configuration for operating the AD7523 in the bipolar mode is given in Figure 3. Using offset binary digital input codes and positive and negative reference voltage values, Four-Quadrant multiplication can be realized. The "Digital Input Code/Analog Output Value" table for bipolar mode is given in Table 3.)

A "Logic 1" input at any digital input forces the corresponding ladder switch to steer the bit current to  $I_{OUT1}$  bus. A "Logic 0" input forces the bit current to  $I_{OUT2}$  bus. For any code the  $I_{OUT1}$  and  $I_{OUT2}$  bus currents are complements of one another. The current amplifier at  $I_{OUT2}$  changes the polarity of  $I_{OUT2}$  current and the transconductance amplifier at  $I_{OUT}$  output sums the two currents. This configuration doubles the output range. The difference current resulting at zero offset binary code, (MSB = "Logic 1", all other bits = "Logic 0"), is corrected by using an external resistor, (10M $\Omega$ ), from  $V_{REF}$  to  $I_{OUT2}$  (Figure 3).

TABLE 3. BIPOLAR (OFFSET BINARY) CODE - AD7523

| DIGITAL INPUT<br>MSB LSB | ANALOG OUTPUT                          |
|--------------------------|--|
| 11111111                 | $-V_{REF}\left(\frac{127}{128}\right)$ |
| 10000001                 | $-V_{REF}(\frac{1}{128})$              |
| 10000000                 | 0                                      |
| 01111111                 | $+V_{REF}\left(\frac{1}{128}\right)$   |
| 00000001                 | +V <sub>REF</sub> (127)                |
| 00000000                 | +V <sub>REF</sub> (128)                |

NOTES:

13. 
$$1 LSB = (2^{-7})(V_{REF}) = (\frac{1}{128})(V_{REF}).$$

## Offset Adjustment

- 1. Adjust V<sub>REF</sub> to approximately +10V.
- 2. Connect all digital inputs to "Logic 1".
- 3. Adjust  $I_{OUT2}$  amplifier offset adjust trimpot for 0V  $\pm$ 1mV at  $I_{OUT2}$  amplifier output.
- Connect MSB (Bit 1) to "Logic 1" and all other bits to "Logic 0".
- 5. Adjust  $I_{OUT1}$  amplifier offset adjust trimpot for 0V  $\pm 1$ mV at  $V_{OUT}$ .

## Gain Adjustment

- 1. Connect all digital inputs to V+.
- 2. Monitor  $V_{OUT}$  for a  $-V_{REF}$  (1<sup>1</sup>/<sub>2</sub><sup>8</sup>) volts reading.
- 3. To increase  $V_{OUT}$ , connect a series resistor, R2, of up to  $250\Omega$  between  $V_{OUT}$  and  $R_{FEEDBACK}$ .
- 4. To decrease  $V_{OUT}$ , connect a series resistor, R1, of up to  $250\Omega$  between the reference voltage and the  $V_{REF}$  terminal.

## Bipolar (Offset Binary) Operation - AD7533

The circuit configuration for operating the AD7533 in the bipolar mode is given in Figure 3. Using offset binary digital input codes and positive and negative reference voltage values, 4-Quadrant multiplication can be realized. The "Digital Input Code/Analog Output Value" table for bipolar mode is given in Table 4.

A "Logic 1" input at any digital input forces the corresponding ladder switch to steer the bit current to  $I_{OUT1}$  bus. A "Logic 0" input forces the bit current to  $I_{OUT2}$  bus. For any code the  $I_{OUT1}$  and  $I_{OUT2}$  bus currents are complements of one another. The current amplifier at  $I_{OUT2}$  changes the polarity of  $I_{OUT2}$  current and the transconductance amplifier at  $I_{OUT1}$  output sums the two currents. This configuration doubles the output range. The difference current resulting at zero offset binary code, (MSB = "Logic 1", all other bits = "Logic 0"), is corrected by using an external resistor, (10M $\Omega$ ), from  $V_{REF}$  to  $I_{OUT2}$ .




FIGURE 3. BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

**TABLE 4. UNIPOLAR BINARY CODE - AD7533** 

| DIGITAL INPUT<br>MSB LSB | (NOTE 14) NOMINAL ANALOG OUTPUT      |
|--------------------------|--------------------------------------|
| 1111111111               | $^{-V}_{REF}(\frac{511}{512})$       |
| 100000001                | $-V_{REF}(\frac{1}{512})$            |
| 100000000                | 0                                    |
| 0111111111               | $+V_{REF}\left(\frac{1}{512}\right)$ |
| 000000001                | +V <sub>REF</sub> (511)              |
| 000000000                | +V <sub>REF</sub> (512)              |

## NOTES:

- 14.  $V_{\mbox{OUT}}$  as shown in Figure 3.
- 15. Nominal Full Scale for the circuit of Figure 3 is given by:

$$FSR = V_{REF} \left( \frac{1023}{512} \right).$$

16. Nominal LSB magnitude for the circuit of Figure 3 is given by:

$$LSB = V_{REF} \left( \frac{1}{512} \right).$$

## Offset Adjustment

- 5. Adjust V<sub>REF</sub> to approximately +10V.
- 6. Connect all digital inputs to "Logic 1".
- 7. Adjust  $I_{OUT2}$  amplifier offset adjust trimpot for 0V  $\pm$ 1mV at  $I_{OUT2}$  amplifier output.
- 8. Connect MSB (Bit 1) to "Logic 1" and all other bits to "Logic 0".
- 9. Adjust  $I_{\mbox{OUT}1}$  amplifier offset adjust trimpot for 0V  $\pm 1 \mbox{mV}$  at  $\mbox{V}_{\mbox{OUT}}.$

## Gain Adjustment

- 1. Connect all digital inputs to V+.
- 2. Monitor V<sub>OUT</sub> for a -V<sub>REF</sub> (1 2<sup>-9</sup>) volts reading.
- 3. To increase  $V_{OUT},$  connect a series resistor (R2) of up to  $250\Omega$  between  $V_{OUT}$  and  $R_{FEEDBACK}.$
- 4. To decrease  $V_{OUT}$ , connect a series resistor (R1) of up to  $250\Omega$  between the reference voltage and the  $V_{REF}$  terminal.




FIGURE 4. 10-BIT AND SIGN MULTIPLYING DAC





FIGURE 5. PROGRAMMABLE FUNCTION GENERATOR




 $V_{OUT} = -V_{IN/D}$ Where:

$$D \, = \, \frac{Bit \, 1}{2^1} + \frac{Bit \, 2}{2^2} + \, \dots \frac{Bit \, 8}{2^2}$$

$$\left(0 \le D \le \frac{255}{256}\right)$$

FIGURE 6. DIVIDER (DIGITALLY CONTROLLED GAIN)



$$V_{OUT} = V_{REF} \left[ \left( \frac{R_2}{R_1 + R_2} \right) - \left( \frac{R_1 D}{R_1 + R_2} \right) \right]$$

Where D = 
$$\frac{\text{Bit 1}}{2^1} + \frac{\text{Bit 2}}{2^2} + \dots \frac{\text{Bit 8}}{2^8}$$
  
 $\left(0 \le D \le \frac{255}{256}\right)$ 

FIGURE 7. MODIFIED SCALE FACTOR AND OFFSET

## Die Characteristics

## **DIE DIMENSIONS**

101 mils x 103 mils (2565μm x 2616μm)

# **METALLIZATION**

Type: Pure Aluminum Thickness: 10 ±1kÅ

## **PASSIVATION**


Type: PSG/Nitride PSG: 7 ±1.4kÅ Nitride: 8 ±1.2kÅ

## **PROCESS**


**CMOS Metal Gate** 

# Metallization Mask Layout

## AD7523, AD7533



# Dual-In-Line Plastic Packages (PDIP)



#### NOTES:

- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JE-DEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions.
   Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e<sub>A</sub> are measured with the leads constrained to be perpendicular to datum -C-.
- e<sub>B</sub> and e<sub>C</sub> are measured at the lead tips with the leads unconstrained.
   e<sub>C</sub> must be zero or greater.
- B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E16.3 (JEDEC MS-001-BB ISSUE D)
16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

|                | INC   | HES   | MILLIM    | ETERS |       |  |
|----------------|-------|-------|-----------|-------|-------|--|
| SYMBOL         | MIN   | MAX   | MIN       | MAX   | NOTES |  |
| А              | -     | 0.210 | -         | 5.33  | 4     |  |
| A1             | 0.015 | -     | 0.39      | -     | 4     |  |
| A2             | 0.115 | 0.195 | 2.93      | 4.95  | -     |  |
| В              | 0.014 | 0.022 | 0.356     | 0.558 | -     |  |
| B1             | 0.045 | 0.070 | 1.15      | 1.77  | 8, 10 |  |
| С              | 0.008 | 0.014 | 0.204     | 0.355 | -     |  |
| D              | 0.735 | 0.775 | 18.66     | 19.68 | 5     |  |
| D1             | 0.005 | -     | 0.13      | -     | 5     |  |
| E              | 0.300 | 0.325 | 7.62      | 8.25  | 6     |  |
| E1             | 0.240 | 0.280 | 6.10      | 7.11  | 5     |  |
| е              | 0.100 | BSC   | 2.54      | BSC   | -     |  |
| e <sub>A</sub> | 0.300 | BSC   | 7.62      | BSC   | 6     |  |
| e <sub>B</sub> | -     | 0.430 | -         | 10.92 | 7     |  |
| L              | 0.115 | 0.150 | 2.93 3.81 |       | 4     |  |
| N              | 1     | 6     | 1         | 6     | 9     |  |
| Pay 0.42/0     |       |       |           |       |       |  |

Rev. 0 12/93

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

# Sales Office Headquarters

**NORTH AMERICA** 

Intersil Corporation 7585 Irvine Center Drive Suite 100 Irvine, CA 92618

TEL: (949) 341-7000 FAX: (949) 341-7123 Intersil Corporation 2401 Palm Bay Rd. Palm Bay, FL 32905 TEL: (321) 724-7000 FAX: (321) 724-7946 **EUROPE** 

Intersil Europe Sarl Ave. William Graisse, 3 1006 Lausanne Switzerland TEL: +41 21 6140560

FAX: +41 21 6140560

ASIA

Intersil Corporation Unit 1804 18/F Guangdong Water Building 83 Austin Road

TST, Kowloon Hong Kong TEL: +852 2723 6339 FAX: +852 2730 1433